NS16000 FAMILY INSTRUCTION SET SUMMARY

18 Aug 1980

Notations:

i = Integer length suffix: B = Byte

W = Word

D = Double Word

f = Floating Point length suffix:

F = Standard Floating

L = Long Floating

gen = General operand. Any addressing mode can be specified.

imm = Immediate operand. Either a 4-bit signed
 value encoded inside the Basic Opcode or
 an 8-bit value appended after the addressing
 extensions.

disp = Displacement (addressing constant):
 8. 16 or 32 bits. All three lengths legal.

reg = Any General Puroose Register: RØ-R7.

areg = Any Dedicated Address Register: SP, SB, FP, MOD, INT, PSR, UPSR.

freg = Any Floating Point Register: F0-F7.

mreg = Any Memory Management Status/Control Register.

1. 2. 3 = Number of bytes in Basic Instruction.

* = Privileged.

x = Some forms or options are privileged.

Mov	es
-----	----

2 2	MOVi MOVQi	gen,gen imm,gen	Move a value. Extend and move a 4-bit constant.
3	MOVMi	gen, gen, disp	Move Multiple: disp bytes.
3	ZEii	gen,gen	Move with zero extension.
3	SEii	gen,gen	Move with sign extension.
2	ADDR	gen, gen	Move Effective Address.

Integer Arithmetic

2 2	ADDi ADDQi	gen,gen imm,gen	Add. Add 4-bit constant.
2	ADDCi	gen,gen	Add with carry.
2	SUBi	gen, gen	Subtract.
2	SUBCi	gen, gen	Subtract with carry (borrow).
3	NEGi	gen,gen	Negate (2's complement).
3	ABSi	gen, gen	Take absolute value.
3	MULi	gen, gen	Multiply.
3	DIVi	gen, gen	Divide, round down.
3	REMI	gen,gen	Remainder from DIV. (Modulus)
3	DIVZi	gen,gen	Divide, round toward zero.
3	REMZi	gen,gen	Remainder from DIVZ.
3	MEII	gen,gen	Multiply to Extended Integer.
3	DEIi	gen, gen	Divide Extended Integer.

Integer Comparison

2	CMP 1	gen, gen	Compare.
2	CMPQi	imm,gen	Compare to 4-bit constant.
3	CMPMi	gen, gen, disp	Compare Multiple: disp bytes.

Logical and Boolean

2	ANDi	gen, gen	Logical AND.
2	ORi	gen, gen	Logical OR.
2	BICi	gen, gen	Clear selected bits.
2	XORi	gen, gen	Logical Exclusive OR.
3	COMi	gen, gen	Complement all bits.
3	NOTi	gen, gen	Boolean complement: LSB only.
2	Scondi	gen	Save condition code (cond) as
			a Boolean variable.

3 3 3	LSHi ASHi ROTi	gen,gen gen,gen gen,gen	Logical Shift, left or right. Arithmetic Shift, left or right. Rotate, left or right.
Bits			
2 3 3 3 3 3 3 3	TBITi SBITi SBITIi CBITi CBITIi IBITi FFSi	gen,gen gen,gen gen,gen gen,gen gen,gen gen,gen	Test bit. Test and set bit. Test and set bit, interlocked. Test and clear bit. Test and clear bit, interlocked. Test and invert bit. Find first set bit.

Bit Fields

Bit fields are values in memory which are not aligned to byte boundaries. Examples are PACKED arrays and records used in Pascal. "Extract" instructions read and align a bit field. "Insert" instructions write a bit field from an aligned source.

3	EXTi	reg, gen, gen, disp (offset,base,dest,length	Extract bit field (array oriented).
3	INSi	reg, gen , gen, dis (offset, source, base, leng	
3	EXTSi	gen, gen,imm (base,dest,offset&leng)	Extract bit field (short form).
3	INSSi	gen , gen, imm (source,base,offset&len	Insert bit field ngth) (short form).
3	CVTP	reg,gen,gen	Convert to Bit Field Pointer.
Array	<u> </u>		
3	CHECK1 INDEX1	reg,gen,gen reg,gen,gen	Index bounds check. Recursive indexing step for multiple- dimensioned arrays.

Strings

String instructions are the only ones which assign specific functions to the General Purpose Registers:

Comparison Value Translation Table Pointer R3

R2 String 2 Pointer String | Pointer Limit Count RI

RØ

Options on all string instructions are:

Decrement string pointers after BACKWARD:

each step rather than incrementing. End instruction if String 1 entry

UNTIL_MATCH:

matches R4.

End instruction if String 1 entry WHILE_MATCH:

does not match R4.

All string instructions end when RØ decrements to zero.

3		options options	Move String 1 to String 2. Move string, translating.	
2	CADC	ontions	Compare String 1 to String 2	

3 CMPSIR options Compare, translating String 1.

Skip over String | entries. SKPSi options SKPSTR options 3 Skip, translating for UNTIL/WHILE.

Packed Decimal (BCD)

ADDPi gen,gen SUBPi gen,gen

Add Packed. Subtract Packed.

Jumps and Linkage

2 1 2. 1 2	JMP BR. CASEI Bcond ACBI	gen disp gen disp imm,gen,disp	Jump. Branch (PC Relative). Multiway branch. Conditional branch. Add 4-bit constant, compare and conditionally branch.
2 1 2 2	JSR BSR CXP CXPD	gen disp disp gen	Jump to subroutine. Branch to subroutine. Call external procedure. Call external procedure using descriptor.
3 1 1	SVC FLAG BPT	gen,disp	Load external procedure descriptor. Supervisor Call. Flag Trap. Breakpoint Trap.
1	ENTER	<reg list="">,diso</reg>	Save registers and allocate stack frame (Enter Procedure). Restore registers and
1	EXIT	<reg list=""></reg>	reclaim stack frame (Exit Procedure).
1	RET	disp disp	Return from subroutine. Return from external procedure call.
1*	RETT RETI	disp	Return from trap. Return from interrupt.

CPU Register Manipulation

1	SAVE	<reg list=""></reg>	Save General Purpose Registers.
1	RESTORE	<reg list=""></reg>	Restore General Purpose Registers.
2x	LPRi	areg,gen	Load Dedicated Address Register.
2x	SPRi	areg,gen	Store Dedicated Address Register.
2	ADJSPi	gen	Adjust Stack Pointer.
2x	BISPSRi	gen	Set selected bits in PSR.
2x	BICPSRi	gen	Clear selected bits in PSR.
3*	SETCFG	imm	Set Configuration Register.

Floating Point

3		gen,gen gen,gen	Move a Floating Point value. Move and shorten a Long value to Standard.
3	MOVFL	gen,gen	Move and lengthen a Standard value to Long.
3	MOVif	gen, gen	Convert any integer to Standard or Long Floating.
33		gen, gen	Convert to integer by rounding. Convert to integer by truncating, toward zero.
3	FLOORFI	gen,gen	Convert to largest integer less than or equal to value.
3 3 3 3 3 3 3 3 3 3	ADDf SUBf MULf DIVf CMPf NEGf MAGf FRACf INTf	gen,gen gen,gen gen,gen gen,gen gen,gen gen,gen gen,gen	Add. Subtract. Multiply. Divide. Compare. Negate. Take absolute value. Take remainder from TRUNC. Take integer portion without converting to integer format.
3333	POLYf POLYFL DOTf DOTFL	freg,gen,gen freg,gen,gen freg,gen,gen freg,gen,gen	Polynomial evaluation step. POLY, extending precision. Dot Product step. DOT, extending precision.
333	LFSR SFSR SVFREG	gen gen <freg list=""></freg>	Load FSR. Store FSR. Save Floating Point Registers. FSR may be included in freg list.
3	RSFREG	<freg list=""></freg>	Restore Floating Point Registers. FSR may be included in freg list.

Memory Management

3*	LMR	mreg,gen
3*	SMR	mreg, gen
3*	RDVAL	gen
3*	WRVAL	gen
3.*	MOVSUi	gen, gen
3*	MOVUSi	gen, gen

Load Memory Management Register.
Store Memory Management Register.
Validate address for reading.
Validate address for writing.
Move a value from Supervisor
Space to User Space.
Move a value from User Space
to Supervisor Space.

Miscellaneous

1	NOP
1	WAIT
1	DIA

No Operation.
Wait for interrupt.
Diagnose. Respond to hardware breakpoint.

NS16000 FAMILY ADDRESSING MODE SUMMARY

5 Aug 1980

2 4 7 8

These addressing modes may be used for any general operand (indicated as "gen" in the Instruction Set Summary).

One of the eight General Purpose Register

Registers. If the operand is a Floating Point operand of a Floating Point instruction, then these eight modes refer to the Floating Point Registers instead. Notation: Rn or Fn.

The Effective Address is calculated by Register adding an 8-bit, 16-bit or 32-bit displacement to the contents of the Relative

specified General Purpose Register. Notation: disp(Rn)

An 8- , 16- , 32- , or 64-bit operand is fetched from the instruction. Immediate

Notation: value

The memory address of the operand is Absolute

contained in the instruction.

Notation: @disp

If the operand is to be read by the Top of Stack instruction, it is pooped from the

stack. If written, it is pushed onto the stack. If only its effective address is used, the stack pointer

remains unchanged. Notation: TOS

Refers to operands by adding a displace-Memory Space

ment to one of the four memory space

pointers. Notations:

Program Memory (PC Relative) disp(PC)

disp(SB) Static Memory (SB Relative)
disp(SP) Stack Memory (SP Relative)
disp(FP) Frame Memory (FP Relative)