


\* R7 and R3 are clock termination resistors

(C) 1988,89 GEORGE SCOLARO 941 CHEHALIS DRIVE SUNNYVALE, CA, 94087	
DATE: 890612	REV: 1D
<b>PROJECT: 532 BABY AT</b>	
CLOCK, CPU, FPU	SHEET 1 OF 10






(C) 1988,89 GEORGE SCOLARO  
 941 CHEHALIS DRIVE  
 SUNNYVALE, CA, 94087

DATE: 890612      REV: 1D

**PROJECT: 532 BABY AT**

DRAM ADDRESS MUX & BUFFER      SHEET 3 OF 10




(C) 1988,89 GEORGE SCOLARO  
 941 CHEHALIS DRIVE  
 SUNNYVALE, CA, 94087

DATE: 890612      REV: 1D


**PROJECT: 532 BABY AT**

BUFFERS & SCSI      SHEET 4 OF 10




(C) 1988,89 GEORGE SCOLARO 941 CHEHALIS DRIVE SUNNYVALE, CA, 94087	
DATE: 890612	REV: 1D
<b>PROJECT: 532 BABY AT</b>	
SCSI & BUS CONNECTORS	SHEET 5 OF 10

\* THIS SCSI CONTROLLER IS ONLY FOR THE NEW INTELLIGENT SCSI BOARDS. THE HARD DISK & TAPE DRIVE USE THE OTHER CONTROLLER ON THE PREVIOUS PAGE



\* USE 74AC32 with SCN2692

(C) 1988,89 GEORGE SCOLARO 941 CHEHALIS DRIVE SUNNYVALE, CA, 94087	
DATE: 890612	REV: 1D
<b>PROJECT: 532 BABY AT</b>	
4 OF 8 SERIAL CHANNELS	SHEET 6 OF 10



(C) 1988,89 GEORGE SCOLARO  
 941 CHEHALIS DRIVE  
 SUNNYVALE, CA, 94087

DATE: 890612      REV: 1D

**PROJECT: 532 BABY AT**

4 OF 8 SERIAL CHANNELS      SHEET 7 OF 10

D

D

C



















C

B

B

A

A




(C) 1988,89 GEORGE SCOLARO  
941 CHEHALIS DRIVE  
SUNNYVALE, CA, 94087

DATE: 890612      REV: 1D

**PROJECT: 532 BABY AT**


8 MEGABYTE DRAM ARRAY      SHEET 8 OF 10





(C) 1988,89 GEORGE SCOLARO  
941 CHEHALIS DRIVE  
SUNNYVALE, CA, 94087

DATE: 890612	REV: 1D
<b>PROJECT: 532 BABY AT</b>	
BYPASS & CONNECTORS	SHEET 9 OF 10



(C) 1988,89 GEORGE SCOLARO  
 941 CHEHALIS DRIVE  
 SUNNYVALE, CA, 94087

DATE: 890612      REV: 1D

**PROJECT: 532 BABY AT**

DRAM PARITY      SHEET 10 OF 10